System integration of IC chips for lab-on-CMOS applications

System Integration of IC Chips for Lab-on-CMOS Applications

S. Lu, B. Senevirathna, M. Dandin, E. Smela, and P. Abshire, “System Integration of IC Chips for Lab-on-CMOS Applications,” in 2018 IEEE International Symposium on Circuits and Systems (ISCAS), 2018, pp. 1–5. [Online Article]
System integration of IC chips for lab-on-CMOS applications

Integrating CMOS sensor chips to allow for wet experimentation on lab-on-CMOS devices is a challenging task. In this paper we describe a chip packaging method that will allow for simple integration and handling of small integrated circuit (IC) chips. A chip is embedded in an epoxy handle wafer to allow for photolithographic processing. Electrical connections are provided by a sputter-deposited copper layer and an electroplated nickel layer. Passivation was performed using a second epoxy layer. The process was evaluated by packaging a capacitance sensor chip and performing live cell culture experiments with package cleaning and reuse. Results showed good structural reliability in three repeated experiments over five cumulative days, with no adverse effects on the viability of cells.